# Powering the NXP i.MX 8M Mini and Nano with the TPS6521825 and LP873347 PMICs

# TEXAS INSTRUMENTS




Figure 1. System Power Block Diagram

# Can PMICs Be Changed?

Using a multi-rail power management IC (PMIC) for an applications processor is common, but typically the vendor recommends the PMIC that must be used for each processor. Even if the suggested PMIC is not ideal for the needs of the processor, often the complexity makes it difficult to swap out the PMIC for another solution. The purpose of this tech note is to show that the TPS6521825 and LP873347 PMICs can provide power for the i.MX 8M Mini and i.MX 8M Nano processor.

# Why the TPS6521825 and LP873347?

The TPS6521825 and LP873347 devices have an input range from 2.8 to 5.5 V, making this solution appropriate for applications powered from a 3.3-V or 5-V DC supply or a Li-Ion battery. The LP873347 device has two step-down converters that provide the dynamic (0.85-V to 1.0-V) power rails required for the ARM® and VPU/GPU/DRAM cores while two 300-mA

LDOs provide power for MIPI. The TPS6521825 device has four step-down converters that generate another 0.85-V rail for the SoC core, the 1.2 V (or 1.35-V) rail required for DDR4 (or DDR3L) memory, a 3.3-V rail required for I/Os, and a 1.8-V rail for additional I/Os. A low-dropout (LDO) regulator provides 1.8 V for the processor analog domain at up to 400-mA. The TPS6521825 automatically sequences these rails in the correct power-up sequence for the i.MX 8M Mini and Nano processor.

# How Do Designers Make the Switch?

The TPS6521825 output voltages and sequencing order are determined by an EEPROM-backed register map, which are pre-programmed to work with the LP873347 to power the i.MX 8M Mini and Nano processor. To order pre-programmed samples of the TPS6521825RSLR and LP873347RHDR for the NXP i.MX 8M Mini and Nano processor that match this tech note, visit the TPS6521825 product folder and the LP8733 product folder.

1

Copyright © 2019, Texas Instruments Incorporated

#### TEXAS INSTRUMENTS

www.ti.com

TPS6521825 and LP873347 PMICs				i.MX 8M Min	i, Nano processor	
POWER-UP SEQUENCE	POWER SUPPLY (OUTPUT)	OUTPUT CURRE NT [mA]	OUTPUT VOLTAGE [V]	POWER SUPPLY (INPUT)	VOLTAGE RATING [V]	MAX CURRENT [mA]
4	LP873347 Buck0	3000	0.85 / 0.9 <sup>(1)</sup> / 0.95	VDD_VPU <sup>(2)</sup> , VDD_GPU, VDD_DRAM, VDD_DRAM_PLL_0P8	0.805 (min), 0.9 (max) / 0.855 (min), 0.95 (max) / 0.9 (min), 1.0 (max)	2500
5	LP873347 Buck1	3000	0.85 / 0.95 <sup>(1)</sup> / 1.0	VDD_ARM	0.805 (min), 0.95 (max) / 0.9 (min), 1.0 (max) / 0.95 (min), 1.05 (max)	2200
10	LP873347 LDO0	300	1.2	VDD_MIPI_1P2	Minimum: 1.14 Maximum: 1.26	4
4	LP873347 LDO1	300	0.9	VDD_MIPI_0P9	Minimum: 0.855 Maximum: 1.0	256
3	TPS6521825 DCDC1	1800	0.85	VDD_SOC, VDD_ANA_0P8, Misc_0P8	Minimum: 0.805 Maximum: 0.9	1050
8	TPS6521825 DCDC2	1800	1.1 <sup>(1)</sup>	NVCC_DRAM	Minimum: 1.14 Maximum: 1.26	≈1500 <sup>(3)</sup>
9	TPS6521825 DCDC3	1800	3.3	NVCC_xxx (3.3 V)	Minimum: 3.0 Maximum: 3.6	IO Current
7	TPS6521825 DCDC4	1600	1.8	NVCC_xxx (1.8 V)	Minimum: 1.71 Maximum: 1.89	IO Current
6	TPS6521825 LDO1	400	1.8	VDD_ANAx_1P8, Misc_1P8	Minimum: 0.78 Maximum: 0.9	366
2	TPS6521825 DCDC5	25	0.8 <sup>(4)</sup>	VDD_SNVS_0P8	Minimum: 0.76 Maximum: 0.9	10
1	TPS6521825 DCDC6	25	1.8	NVCC_SNVS_1P8	Minimum: 1.62 Maximum: 1.98	3
N/A	TPS6521825 LS2/LS3	1820	5	MIPI CSI, MIPI DSI, other 5-V peripherals	N/A	≈900 <sup>(3)</sup>

#### Table 1. i.MX 8M Mini, Nano Power Requirements

<sup>(1)</sup> This is the default value recommended for this design at power-up. VDD\_VPU\_GPU\_DRAM and VDD\_ARM require DVFS. NVCC\_DRAM also supports DDR4 (1.2 V) and DDR3L (1.35 V), which would require reprogramming the EEPROM register of the TPS6521825 device for DCDC2.

<sup>(2)</sup> VDD\_VPU is not included in the i.MX 8M Nano. All other rails are still present.

<sup>(3)</sup> The maximum current for this rail is not listed in the i.MX 8M Mini data sheet.

<sup>(4)</sup> To generate 0.8 V for VDD\_SNVS, a resistor divider is used to lower the output voltage of DCDC5.

#### Table 2. Adjacent Tech Notes

Processor	Title	
i.MX 6Solo and 6DualLite	Powering the NXP i.MX 6Solo, 6DualLite with the TPS6521815 PMIC	
i.MX 7Solo and 7Dual	Powering the NXP i.MX 7 Processor with the TPS6521815 PMIC	

#### References

Texas Instruments, TPS6521825 Power Management IC (PMIC) for NXP i.MX 8M Mini Data Sheet

Texas Instruments, LP8733xx Dual High-Current Buck Converter and Dual Linear Regulator Data Sheet

Texas Instruments, Integrated Power Supply Reference Design for NXP i.MX 8M Mini Processor Design Guide

NXP Semiconductors, *i.MX 8M Mini Applications Processor Datasheet for Industrial Products* (IMX8MMIEC), Rev. 0.2, 04/2019

NXP Semiconductors, *i.MX 8M Nano Applications Processor Datasheet for Industrial Products* (IMX8MNIEC), Rev. 0, 10/2019

### 0.1 Trademarks

ARM is a registered trademark of Arm Limited. All other trademarks are the property of their respective owners.

2



www.ti.com

# **Revision History**

#### NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Ch	Changes from Original (April 2019) to A Revision					
•	Updated part number from LP8733D to LP873347	1				

#### Changes from A Revision (October 2019) to B Revision

#### Page

•	Updated part number from TPS65218D0 to TPS6521825	1
•	Updated Block Diagram based on completed design	1
•	Updated i.MX 8M Mini Power Requirements Table based on completed design	2

3

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated