

Interfacing High-Speed LVDS Outputs of the ADS527x/ADS524x

Goutam Dutta, Nagarajan Viswanathan, Anand Udupa

High-Speed Data Group

ABSTRACT

The ADS527x/ADS524x families of devices are high-performance octal/quad channel analog-to-digital converters (ADCs), ideal for the highest system density. Serial low voltage differential signaling (LVDS) outputs reduce the number of I/O interfaces required, power and overall package size. These device families are rated to work from sampling rates of 20–70MSPS. This corresponds to data rates of 240–840Mbps. This application report illustrates the design of a simple deserializer that can be used for capture rates up to 360Mbps. We then discuss the design of a receiver that can reliably deserialize LVDS outputs all the way up to 840Mbps. This high-speed deserializer has been implemented on the Altera EP2A15, part of the APEX[™]II family of FPGAs.

1 ADS527x/ADS524x System Overview

 Table 1 lists the devices available for each speed node.

SPEED NODE	OCTAL VERSIONS	QUAD VERSIONS
40MSPS	ADS5270	ADS5240
50MSPS	ADS5271	-
65MSPS	ADS5272	ADS5242
65MSPS	ADS5277	_
70MSPS	ADS5273	_

Table 1. ADS527x/ADS524x Part Numbers with Speed Nodes

The ADS527x/ADS524x family integrates a phase lock loop (PLL) that multiplies the incoming conversion clock by a factor of 12. The PLL output is used to generate clocks with multiplication factor of 6x and 1x. Data is output in DDR format where both edges of the 6x clock (LCLK) are used for capturing 12 bits of data. The 1x clock (ADCLK) is aligned to one data frame and can be used as a frame synchronizer during deserialization. Figure 1 illustrates the timing of the data channel with respect to LCLK (6x-CLK) and ADCLK (1x-CLK).

APEX is a trademark of Altera Corporation.

1




Figure 1. Timing and Alignment of ADS527x Data with LCLK and ADCLK

The ADS527x/ADS524x families of devices are specified for operation at speeds over 20MSPS. The PLL bandwidth restricts the sampling frequency from going below this threshold. The theoretical setup and hold times of these families are less than half the clock width of the 12x clock. The effects of finite rise-and-fall times and PLL jitter further reduce the time margin in which the data can be captured. Table 2 illustrates the typical setup and hold times for different sampling speeds.


Table 2. Typical Timing Margins Available for the Receiver at Different Speed Nodes of the					
ADS527x Family					

SPEED (MSPS)	T _I /2 ⁽¹⁾	TYPICAL SETUP/HOLD TIMES (ps)	
20	2083	1860	
30	1389	1150	
40	1042	855	
50	833	570	
65	641	400	
70	595	335	

(1) T₁ is the time period of the internal 12x CLOCK

2 Capturing LVDS Outputs

While the LVDS interface provides all the features of higher system density, low power and low electromagnetic interference (EMI), the challenge is to capture LVDS serial outputs, especially at higher speed nodes. ADS527x/ADS524x outputs are meant to be deserialized using conventional deserialization techniques, as shown in Figure 2. However, this scheme calls for extremely good matching across channels and between differential pairs at high speeds. Any amount of skew across channels (arising from board trace mismatch, or mismatch within the receiver chip, as well as timing mismatches arising from process variations) can potentially reduce the timing margins for the receiver and fail the simple deserialization scheme.






CLK

ADCLK

While this scheme is simple to implement and can be used for low speeds (less than 30MSPS of ADC operation), it is not suitable for higher speed nodes. For speed nodes that can offer only sub-nanosecond timing margins, this scheme may not be robust in practical situations primarily because it does not have the capability to compensate for data skew.

In the presence of skew, the available setup and hold times get crunched considerably, leading to potential false captures. Figure 3 demonstrates a superior scheme for deserialization primarily aimed at high speed deserialization. The deserializer is based on a PLL or a delay locked loop (DLL) that generates eight different equivalently-spaced phases of the same clock. Each channel is deserialized using high-speed deserializers; the deserialization clock pairs are obtained from one of the eight sets of the PLL/DLL, the pair being out of phase.





Each data channel is fed to two parallel sets of 6-bit deserializer inputs clocked with these two out-of-phase clocks. The ADS527x/ADS54x provides useful user modes for high-speed serial interface. One such mode is the deskew mode, wherein the device gives out an alternate sequence of '101010...' Each data channel is deserialized and the outputs are compared against **10101010101010** and **01010101010101**. A phase sweep of the DLL/PLL outputs for each data channel leads to one or more phases for which the capture point is stable for that channel. A simple algorithm can then fix up the required phase of the DLL/PLL that is needed to efficiently capture the given channel.

The 1x clock is also synchronized with respect to LCLK. The synchronized clock is used to latch to parallel outputs of the deserializer. One other mode offered by this family of devices is the synchronization mode, wherein each data line gives an output equivalent to the 1x clock. By programming the device in this mode, the user can expect an output of **111111000000**. The user might observe a bit shift in this process that results from a bit length mismatch during deskewing. This shift is static and can be calibrated out while in synchronization mode.

Once the capture solution is calibrated out using deskew and synchronization, it can be efficiently used for data capture, even at high speeds.

3 General Design Guidelines

When designing the interface between the ADS527x/ADS524x and the receiver, follow these general guidelines:

- The delays of the data and clock outputs should remain well-matched within the device. Ideally, the bit clock is expected to transition in the middle of the valid data window. Depending on the data setup and hold time specifications of the receiver, a constant delay could be added in the bit clock path in order to increase the data setup time at the expense of the data hold time.
- Match the traces from the output pins of the ADS527x/ADS524x to the receiver input pins for all data and clock channels. In general, keep trace lengths as short as possible to get the best eye patterns from the LVDS data. Also, consider effects such as crosstalk that could potentially reduce the data valid time.
- Match the loading on all channels.
- Jitter performance of the DLL/PLL is critical, especially at speed nodes of 300Mbps and greater. To obtain the best jitter performance, use a separate power supply for the DLL/PLL.
- Ensure that the LVDS termination resistors are laid out close to the LVDS receiver pins (or, if possible, internal to the receiver chip). If using internal termination on the receiver, note that the waveforms seen on the receiver pins may not be accurate representations of the actual waveforms seen inside the receiver. This difference is because of the effects of package parasitics that exist between the receiver pins and the internal termination.
- LVDS lines should be routed differentially with minimum loop area.
- The LVDS pair should be routed on a single layer without inserting vias. If vias are required, there should also be ground vias in the vicinity to ensure proper return paths.
- Use the ADS527x/ADS524x LVDS IBIS models (available for download at <u>www.ti.com</u>) to perform signal integrity checks on the board. One of the four LVDS current modes can be chosen at this stage to provide the required output swing and best signal integrity. Table 3 lists the respective IBIS models for these devices.

DEVICE NAME	LITERATURE NUMBER	
ADS527x	SBAM004	
ADS524x	SBAM003	

Table 3. Available IBIS Models for ADS527x/ADS524x

4 Conclusion

The ADS527x/ADS524x families of devices offer high performance and system density. These devices are ideal for applications such as ultrasound and medical imaging that require very high system density. The serial data interface minimizes I/O and package size, but creates a challenge with the capture mechanism. This application note illustrates a simple deserialization technique and outlines the reasons why it does not work reliably for higher data rates. It then shows a more robust deserialization technique that makes use of the test patterns given out by the ADS527x family of devices. This technique compensates for the skews between the data channels and clock. This technique also effectively positions the clock and data optimally for each channel, in order to maximize the setup and hold times for capture.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated